

Objectives

After completing this module, you will be able to ...

- Write a VHDL process
- · Create appropriate wait condition statements
- Determine when signals are updated
- Differentiate between signal 'transactions' and 'events'
- Determine how and when signals are read within the process
- Define the VHDL term 'delta'





























