\section*{| Operators \& Expressions |
| :---: |}

Introductory VHDL Methodology


## Logical Operators

Logical operators are pre-defined for data-types bit, boolean and 1 dimensional arrays of bits

and
$\mathrm{Y}<=\mathrm{G}$ or $(\mathrm{F}$ and H$)$ : not
$\mathrm{Y}<=\mathrm{G}$ or $(\mathrm{F}$ and H$)$; $\quad$ xnor (VHDL-93)


## Relational Operators

Relational operators are pre-defined for most data-types
All Relational operations return type Boolean

| $=$ | Equality |
| :--- | :--- |
| $I=$ | Inequality |
| $<$ | Less than |
| $<=$ | Less than or equal |
| $>$ | Greater than |
| $>=$ | Greater than or equal |

signal FLAG_BIT : boolean signal $A, B$ : integer;
FLAG_BIT $<=(\mathrm{A}>\mathrm{B})$;


## Array Arithmetic

- If the necessary functions are available and made visible within the module, (via the "use" clause) the compiler will automatically pass the arguments to the sub-program, and return the result
signal A_vec: :std_logic_vector ( 7 downto 0 ) :="11001001"

signal Z_vec: std_logic_vector ( 8 downto 0 );
signal D_int : integer range ( 0 to 9 );

Otherwise the compiler would inform you that the expressions below are undefined

Z_vec <= A_vec + B_vec ;
Z_vec <= A_vec + D_int ;

## Concatenation

- The Concatenation operator (\&) allows flexible grouping of scalars and arrays into larger arrays.

| signal A_vec, B_vec : std_logic_vector ( 7 downto 0 ); <br> signal Z_vec: std_logic_vector ( 15 downto 0 ); <br> signal A_bit, B_bit, C_bit, D_bit : std_logic ; <br> signal X_vec: std_logic_vector ( 2 downto 0 ); <br> signal Y_vec:std_logic_vector ( 8 downto 0 ); |
| :---: |

> Z_vec <= A_vec \& B_vec ;
> X_vec <= A_bit \& B_bit \& C_bit $;$

Y_vec <= B_vec \& D_bit ;
This type of assignment uses positional association

## Grouping Operators

- Grouping operators in a given expression can help to guide some aspects of logic synthesis while enhancing the readability of the code


This is especially important when the target technology is LUT (Look-Up Table) based. Each added level of logic incurs additional block and routing delays

## Array Slices

- Any group of contiguous elements within an array can be referenced as a slice. The remaining elements are unaffected by the assignment
signal A_vec, B_vec : std_logic_vector ( 7 downto 0 )
signal Z_vec: std_logic_vector ( 15 downto 0 )
signal A_bit, B_bit, C_bit, D_bit : std_logic ;
Z_vec (15 downto 8) <= A_vec;
B_vec <= Z_vec ( $\mathbf{1 2}$ downto 5)
A_vec (1 downto 0) <= C_bit \& D_bit ;
Z_vec (5 downto 1) <= B_vec (1 to 5 );
The direction (ascending or descending) of the slice must be consistent with the direction of the array as originally declared


## Review Questions

- What are the rules for logical operations on arrays?
-What are the rules for relational operations on arrays? Given:
signal A_Bus, B_Bus: std_logic_vector (7 downto 0)
signal Data Word : std_logic_vector ( 15 downto 0 );
signal A_Bit, B_Bit, C_Bit: :std_logic ;
Which of the following are permissible in VHDL, and why?
A_Bus < = B_Bus \& C_bit
Data_Word $<=$ A_Bus \& B_Bus;
Data_Word ( 8 downto 0 ) <= A_Bus \& B_Bit
Data_Word ( 4 downto 0 ) <=A A Bus ( 0 to 3 ) \& A_Bit
A Bit \& B_Bit <= Data_Word(2) \& Data_Word(7) ;



## Summary

- Not all VHDL operators are defined for each data type
- Arithmetic operations on arrays require sub-programs
- All relational operations return type boolean
- Logical operations on arrays are performed on matching elements within the arrays
- Grouping operators helps guide logic synthesis
- Contiguous groups of elements within an array can be treated as a slice

