


## Bit \& Boolean

type bit is ( ' 0 ', ' 1 ') ;

| architecture $B E H A V E$ of MUX is |
| :--- |
| signal $A, B$, Sel, $Z:$ bit ; |
| begin |
| if Sel $=1$ ' then |
| $Z<=A$; |
| else |
| $Z<=B$; |
| end if... |

Type bit is helpful and concise for modeling hardware, but does not provide for high-impedance, unknown, don't care, etc.

$$
\begin{aligned}
& \text { if } \mathrm{Sel}=\mathrm{I}^{\prime} \text { '; if } \mathrm{F}>=\mathrm{G} . \\
& \text { both yield boolean result }
\end{aligned}
$$

Type boolean is useful for modeling at the more abstract level. All relational operations return a value of type boolean

## Integer \& Real

type integer is range .. . signal A: integer range 0 to 7 ;
signal B : integer range 15 downto 0 ;
Type integer allows for flexible, readily intuitive quantities and values in our models. It is essential to specify the range of any object of type integer, otherwise the language requires that synthesis tools generate a minimum 32
bit implementation
type real is range . . . type CAPACITY is range -25.0 to 25.0; signal Sig_1: CAPACITY := 3.0 ;

Type real allows us to utilize floating point values and operations in our models. Since the range of real numbers is unlimited, we declare our type with the intended range of real values (Real Values are not synthesizable)
$\qquad$

## Physical

- Physical types are used to quantify real world physical concepts and amounts, such as mass, length, time, etc
- A physical type must be defined in terms of its primary unit, any secondary units must be multiples of the primary
type time is range
units
fs;
$\mathrm{ps}=1000 \mathrm{fs}$;
$\mathrm{ns}=1000 \mathrm{ps}$;
us = 1000 ns ;
$\mathrm{ms}=1000 \mathrm{us}$;
Time is a pre-defined physical type in VHDL, it is important in our models for cell delays and other time based parameters
constant Tpd : time := 3ns ;
Z <= A after Tpd;


## Std_logic Vs. Std_ulogic

Both Std_logic and Std_ulogic contain the same set of same possible values. The difference is in implementation, the $u$ in ulogic means unresolved

- If we are using std_logic, and we wish to drive two or more signals to a common output, we may write a resolution function to indicate which driver is actually applied to the output
- Std_ulogic offers no such capability, but does provide a built-in means of error checking for inadvertent wire-o-ring of outputs
signal A,B,C,Res_Out : std_logic ;
signal Out_1: std_ulogic


Res_Out <= A;
Res_Out $<=\mathrm{A}$;
Res_Out $<=\mathrm{B} ;$



## Signal Resolution

- A single output may not have multiple drivers, to model a bussed (tri-state) output, use a conditional signal assignment and data_type std_logic
signal A,B,C,Res_Out : std_logic ;
Res_Out <=A when En0 = ' 1 ' else ' $Z$ ' :
Res Out <= B when En1 = ' 1 ' else ' $Z$ '
Res Out <= C when En2 = ' 1 ' else ' $Z$ ' ;



## Enumerated

Enumerated types offer perhaps the most flexibility in abstract hardware modeling. User defined enumerated types allow values that are immediately recognizable and intuitively relevant to the operation of the model

- This capability makes our code more readable when describing state machines and complex systems
type My_State is (RST, LOAD, FETCH, WAIT, SHIFT ) ;
signal STATE, NEXT STATE : My State ;
case (STATE) when LOAD => if COND_A and COND_B then NEXT_STATE <= FETCH. else NEXT_STATE <= WAIT



## Composite Data-Types

- Composite Data_types are groups of elements in the form of an array or record
-(Bit_vector and Std_logic_vector are pre-defined composite types)
signal A_word : bit_vector (3 downto 0) := "0011"
- This represents four bit elements grouped together into an array. However, there is no pre-defined LSB or MSB interpretation, therefore this would not be read as 3 , ' 3 ', or " 3 "




## Aggregates

- Aggregates are a convenient means of grouping both scalar and composite data-types for assignment
signal H_BYTE, L_BYTE: std_logic_vector ( 7 downto 0 );
signal H_BYTE, L_BYTE: std_logic_vector ( 10 d
signal DATA : std_logic_ vector (15 downto 0 );
signal $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}:$ :std_logic;
signal WORD : std logic vector ( 3 downto 0 );
signal TX_PACKET, RX_PACKET : OPCODE;
( H_BYTE, L_BYTE) <= DATA ;
TX_PACKET <= ( ' 1 ', "0011", "11101010",5, " 10" );
WORD <= ( 2 => ' 1 ', 3 => D, Others => ' 0 ') ;
DATA <= ( Others => ' 1 ');
WORD <= (A, B, C, D) ; TX_PACKET. ADDRESS <=("0011");
The total number of elements on both sides of any assignment must match, "Others" The total number of elements on both sides of any assignment mus
can be used as a default assignment, regardless of the array size
$\qquad$


