

Objectives


After completing this module, you will be able to ...


- State the VHDL design units
- Write VHDL 'entity' & 'architecture' description
- Build hierarchical units using instantiation
- State the four stages of compilation
- Instantiate library macro using component declaration
- Insert comments in VHDL code
- Define a VHDL process


2-3


s 2-4


Differentiate concurrent and sequential statements











































Package • The VHDL design unit <i>package</i> is used to store data that will be accessed by multiple modules. This usually includes constants, data_types, sub-types, sub-program declarations, etc	

















Answers

- Where are sequential statements placed? — Within the process
- What must be done to make the contents of a package visible within a given declaration?
 — The 'use' clause
- What are the necessary levels of processing for a VHDL model for simulation? For synthesis?
 Analyzation, Elaboration, Execution....Synthesis
- How would you enter a multi-line comment?
 Double dash '--' on each line

pts 2-25

Summary

- VHDL is composed of primary and secondary design units
- There is a strict dependency order for compilation
- VHDL contains concurrent and sequential statements
- All analyzed design units are stored in the design or work library

ts 2-26