

w 1-1

view 1-3

1-5

## **Objective**

After completing this module, you will be able to...

- Discuss the VHSIC initiative
- Define the terms 'Behavioral' and 'RTL'
- Define the terms 'Inference' and 'Instantiation'
   Define Userhum Madeline (Laurely of Abetractice)
- Define Hardware Modeling 'Levels of Abstraction'

### What is VHDL?

- An acronym within an acronym, VHDL stands for VHSIC Hardware Description Language
- Meanwhile VHSIC stands for Very High Speed
  Integrated Circuit
- \* With that, we begin to understand both the origin and the intent of the language

## Understanding the Intent? Given the inauspicious origin of the language and

standard, it is worth noting that VHDL is first and foremost, a tool for hardware modeling- - that is to say "simulation" as opposed to "synthesis"

The IEEE 1076 standard is exhaustive with respect to modeling, but defines only broad parameters for synthesis

The result - a given hardware module does not necessarily lend itself to a consistent and universal gate-level implementation across various tools and target technologies

## Formalization of VHDL • The IEEE formally adopted the language as a standard, ratifying it in 1987, IEEE 1076. Like any IEEE standard there is a minimum five year period for modifications to the original • This actually occurred in 1993 and VHDL-93 is now the official version of the language, however most tools provide support for older modules (VHDL-87) and some are simply still catching up



















#### Answers

What does the "V" in VHDL stand for?

.

ng Overview 1-15

- VHSIC; Very High Speed Integrated Circuit
- What are four generally recognized levels of abstraction?
   Behavioral, RTL, Logic, Layout
  - What is the difference between inferring and instantiating? — Inference describes only the intended functionality, Instantiation declares the exact component usage
- In using an HDL design entry, what are three possible stages of design verification?
  - Behavioral, Gate-Level Functional, Gate-Level w/ Timing, Behavioral w/ Timing
  - Behavioral w/ Timing What is the benefit of VITAL compliant tools?
    - Back-annotation of post layout delays in the behavioral verification and it saves time

# Summary HDL is a language for hardware modeling Logic synthesis is a subset of the total language Too and technology issues will affect synthesis Sechnology specific resources may require instantiation A behavioral model can include back-annotated timing data