

## Chapter 4 Solving Larger Problems

- ✱ Delay in Combinational Logic Circuits
- ✱ Adders and Subtractors
- ✱ Decoders and Encoders
- ✱ Multiplexers
- ✱ Tri-state gates
- ✱ Comparators

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

1

---

---

---

---


---

---

---

---

## Delay in Combinational Logic Circuits



178 220 Digital Logic Design @ Department of Computer Engineering KKU.

2

---

---

---

---

---

---


---

---

## Half Adder

$$\begin{array}{r} 1 \\ 3 \\ 7 \\ \hline 0 \end{array} \begin{array}{l} \rightarrow \text{Carry (C)} \\ + \\ \rightarrow \text{Sum (S)} \end{array}$$

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



178 220 Digital Logic Design @ Department of Computer Engineering KKU.

3

---

---

---

---

---

---


---

---

## Half Subtractor

$$\begin{array}{r} 2 \quad 13 \rightarrow \text{Borrower (C)} \\ 3 \quad 3 - \\ \hline 7 \\ 2 \quad 6 \rightarrow \text{Difference (D)} \end{array}$$

A	B	D	C
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



178 220 Digital Logic Design @ Department of Computer Engineering KKU.

4

---

---

---

---

---

---

---

---

---

---

## Full Adder

$$\begin{array}{r} C_{i-1} \leftarrow 1 \\ 5 \quad 3 + \\ 2 \quad 7 \\ \hline S_i \leftarrow 8 \quad 0 \end{array}$$

$A_i$	$B_i$	$C_{i-1}$	$S_i$	$C_i$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$A_i$ ,  $B_i$ ,  $S_i$ , and  $C_i$  are the  $i$ th order bits of the numbers A, B, Sum and Carry respectively and  $C_{i-1}$  is the carry generated from the addition of the  $(i-1)$ th order bits.

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

5

---

---

---

---

---

---

---

---


---

---

## Full Adder (cont.)

$$S_i = A_i \oplus B_i \oplus C_{i-1}$$

$$C_i = A_i \cdot B_i + C_{i-1} \cdot (A_i \oplus B_i)$$



178 220 Digital Logic Design @ Department of Computer Engineering KKU.

6

---

---

---

---

---

---


---

---

---

---

## Full Subtractor



$A_i$	$B_i$	$C_{i-1}$	$D_i$	$C_i$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$A_i$ ,  $B_i$ ,  $D_i$ , and  $C_i$  are the  $i$ th order bits of the numbers A(Minuend), B(Subtrahend), Difference and Borrow respectively and  $C_{i-1}$  is the borrow from the previous stage.

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

7

---

---

---

---

---

---

---

---

---

---


---

---

## Full Subtractor (cont.)

$$D_i = A_i \oplus B_i \oplus C_{i-1}$$

$$C_i = \bar{A}_i B_i + (A_i \oplus B_i) C_{i-1}$$



178 220 Digital Logic Design @ Department of Computer Engineering KKU.

8

---

---

---

---

---

---

---

---

---


---

---

---

## Ripple-carry Adders

$$\begin{array}{r} C_{out} C_3 C_2 C_1 C_{in} \\ A_4 A_3 A_2 A_1 \\ + \\ B_4 B_3 B_2 B_1 \\ \hline S_4 S_3 S_2 S_1 \end{array}$$



178 220 Digital Logic Design @ Department of Computer Engineering KKU.

9

---

---

---

---

---

---

---

---


---

---

---

---

## Delay through 1-bit Adder



178 220 Digital Logic Design @ Department of Computer Engineering KKU. 10

---

---

---

---

---

---

---

---

## Carry-look-ahead Adders

It is possible to reduce the delay of the carry chain in the ripple-carry adder by using the carry-look-ahead technique.

If we define carry-generate function  $G_i = X_i Y_i$  and carry propagate function  $P_i = X_i \oplus Y_i$ .

The 4 carries  $C_{i+1}, \dots, C_{i+4}$  can be expressed as:

$$C_{i+1} = G_i + P_i C_i$$

$$C_{i+2} = G_{i+1} + P_{i+1} C_{i+1}$$

$$C_{i+3} = G_{i+2} + P_{i+2} C_{i+2}$$

$$C_{i+4} = G_{i+3} + P_{i+3} C_{i+3}$$

178 220 Digital Logic Design @ Department of Computer Engineering KKU. 11

---

---

---

---

---

---

---

---

## Carry-look-ahead Adders (cont.)

After forward substitution:

$$C_{i+1} = G_i + P_i C_i$$

$$C_{i+2} = G_{i+1} + P_{i+1}(G_i + P_i C_i)$$

$$C_{i+3} = G_{i+2} + P_{i+2}(G_{i+1} + P_{i+1}(G_i + P_i C_i))$$

$$C_{i+4} = G_{i+3} + P_{i+3}(G_{i+2} + P_{i+2}(G_{i+1} + P_{i+1}(G_i + P_i C_i)))$$

These 4 equations show that those 4 carries can be computed directly from input bits and input carry  $C_i$  without the ripple effect.

178 220 Digital Logic Design @ Department of Computer Engineering KKU. 12

---

---

---

---

---

---


---

---

## Decoder

= A device, when activated, selects one of several output lines, based on a coded input signal.

a	b	0	1	2	3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



A two-input decoder

178 220 Digital Logic Design @ Department of Computer Engineering KKU. 13

---

---

---

---

---


---

---

---

## An active low decoder

a	b	0	1	2	3
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0



178 220 Digital Logic Design @ Department of Computer Engineering KKU. 14

---

---

---

---

---



---

---

---

## Decoder with enable

$\overline{EN}$	a	b	0	1	2	3
1	X	X	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1



178 220 Digital Logic Design @ Department of Computer Engineering KKU. 15

---

---

---

---

---

---

---

---


## Encoder

= The inverse of a decoder.

$A_0$	$A_1$	$A_2$	$A_3$	$Z_0$	$Z_1$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

$$Z_0 = A_2 + A_3$$

$$Z_1 = A_1 + A_3$$




---

---

---

---

---

---

---

---

---

---

## A priority encoder

$A_0$	$A_1$	$A_2$	$A_3$	$A_4$	$A_5$	$A_6$	$A_7$	$Z_0$	$Z_1$	$Z_2$	NR
0	0	0	0	0	0	0	0	X	X	X	1
X	X	X	X	X	X	X	1	1	1	1	0
X	X	X	X	X	X	1	0	1	1	0	0
X	X	X	X	X	1	0	0	1	0	1	0
X	X	X	X	1	0	0	0	1	0	0	0
X	X	X	1	0	0	0	0	0	1	1	0
X	X	1	0	0	0	0	0	0	1	0	0
X	1	0	0	0	0	0	0	0	0	1	0
1	0	0	0	0	0	0	0	0	0	0	0

- $NR = A_0' A_1' A_2' A_3' A_4' A_5' A_6' A_7'$
- $Z_0 = A_4 + A_5 + A_6 + A_7$
- $Z_1 = A_6 + A_7 + (A_2 + A_3) A_4 A_5$
- $Z_2 = A_7 + A_5 A_6' + A_3 A_4 A_6' + A_1 A_2 A_4 A_6'$

---

---

---

---

---

---

---


---

---

---

## MUX (multiplexer)

- A logic circuit that selects an output from many inputs
- "Data selector"



## DEMUX (demultiplexer)

- A logic circuit that channels an input into one of many outputs
- "Data distributor"




---

---

---

---

---

---


---

---

---

---

## 2-to-1 selector




a) Graphical symbol

S	Y
0	D <sub>0</sub>
1	D <sub>1</sub>

b) Truth table

$$Y = S'D_0 + SD_1$$

c) Boolean expression



d) Logic diagram

---

---

---

---

---

---


---

---

---

---

## 4-to-1 selector




a) Graphical symbol

S <sub>0</sub>	S <sub>1</sub>	Y
0	0	D <sub>0</sub>
0	1	D <sub>1</sub>
1	0	D <sub>2</sub>
1	1	D <sub>3</sub>

b) Truth table

c) Boolean expression

$$Y = S_0'S_1'D_0 + S_0'S_1D_1 + S_0S_1'D_2 + S_0S_1D_3$$



d) Logic diagram

---

---

---

---

---

---

---

---

---

---

## Comparator

\*  $X = Y \Rightarrow$  equal to

\*  $X > Y \Rightarrow$  greater than

\*  $X < Y \Rightarrow$  less than

*Complement operations*

\*  $X \neq Y \Rightarrow$  not equal to

\*  $X \leq Y \Rightarrow$  less than or equal to

\*  $X \geq Y \Rightarrow$  greater than or equal to

X	Y	G	L
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	0

---

---

---

---

---

---

---

---

---

---

### 8-to-1 selector

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	D <sub>0</sub>
0	0	1	D <sub>1</sub>
0	1	0	D <sub>2</sub>
0	1	1	D <sub>3</sub>
1	0	0	D <sub>4</sub>
1	0	1	D <sub>5</sub>
1	1	0	D <sub>6</sub>
1	1	1	D <sub>7</sub>

a) Implementation with 2-to-1 selectors

178 220 Digital Logic Design @ Department of Computer Engineering KKU. 22

---

---

---

---

---

---

---

---

---

---

### 8-to-1 selector (cont.)

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	D <sub>0</sub>
0	0	1	D <sub>1</sub>
0	1	0	D <sub>2</sub>
0	1	1	D <sub>3</sub>
1	0	0	D <sub>4</sub>
1	0	1	D <sub>5</sub>
1	1	0	D <sub>6</sub>
1	1	1	D <sub>7</sub>

a) Implementation with a decoder

178 220 Digital Logic Design @ Department of Computer Engineering KKU. 23

---

---

---

---

---

---

---

---

---

---

### Gate Arrays – ROMs, PLAs and PALs

Structure of gate array

178 220 Digital Logic Design @ Department of Computer Engineering KKU. 24

---

---

---

---

---

---


---

---

---

---






---

---

---

---

---


---

---

---

---

---




---

---

---

---

---

---

---

---

---

---

### Three common types of combinational logic arrays

- PLAs (Programmable Logic Arrays)
  - Most general type
- ROMs (Read-Only Memories)
  - AND array is fixed
  - Just a decoder consisting of  $2^n$  AND gates
  - User specifies the connections to the OR gate
- PALs (Programmable Array Logic)
  - The connections to the OR gates are specified
  - User can determine the AND gate inputs
  - Each product term can be used only for one of the sums

178 220 Digital Logic Design @ Department of Computer Engineering KKU. 27

---

---

---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---

---

---


---

---

---

---

---




---



---



---



---



---



---



---