# Outline

•Representing Instructions in the Computer

•Conditional and unconditional branches

# Instructions in the Computer

•Map register names into numbers

•\$to to \$t7 map to  $8 \rightarrow 15$  (in decimal)

•\$s0 to \$s7 map to  $16 \rightarrow 23$  (in decimal)

•Instruction add \$t0, \$s1, \$s2

What is the machine language in decimal?

0	17	18	8	0	32
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

•Each segment is a field

First and last field (0, 32): imply add (*lookup back cover of book for complete codes*)
Second field (17): first source operand (\$\$1) Third field (18): second source operand (\$\$2)

•Fourth field (8): destination operand (\$t0) Fifth field (0): unused

·Layout of instruction is called instruction format

•All MIPS instructions are 32 bits long (simplicity favors regularity)

2

# **MIPS** Fields

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

op: operation code

rs: first register source operand

rt: second register source operand

rd: register destination operand

shamt: shift amount (will not use it within chapter 3)

funct: Function. Selects specific variant of operation

How many operations? How many functions within an operation?

# **MIPS** Fields

Instructions are divided into three types: R, I and J.

•Every instruction starts with a 6-bit opcode.

•R-type instructions specify 3 registers, a shift amount field, and a function field

•I-type instructions specify two registers and a 16-bit immediate value

•J-type instructions follow the opcode with a 26-bit jump target

Туре	-31-	format (bits)						
R	opcode (6)	rs (5) rt (5) rd (5) shamt (5)				funct (6)		
I	opcode (6)	rs (5) rt (5) immediate (16)						
J	opcode (6)	address (26)						

### **MIPS** Fields

Different kinds of instructions formats for different kinds of instructions

Previous format is R-type (register-type) or R-format

I-type used by Data transfer instructions

op	rs	rt	address
6 bits	5 bits	5 bits	16 bits

rt changes to mean destination register

Implication of 16 bit address field? Offset restricted to  $\pm 2^{15} = \pm 32,768$  bytes

lw \$t0, 32 (\$s3) What is machine language in decimal?

35	19	8	32
6 bits	5 bits	5 bits	16 bits

			MIPS op	erands				
Name	Example			Comments				
2 registers	\$50-\$57. \$t0-\$t9. \$zero. \$sp. \$ra.	\$gp, \$fp. Sat, Hi, Lo	Fast locations for data. In MIPS, data must be in registers to porform arthmetic, MIPS register Sero always equals 0. Register 51 is reserved for the assembler to handle large constants. HI and Lo contain the results of multiply and divide; Accessed only to data transfer mutcuturion. MIPs uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spiller registers, such as those saved on procedure calls.					
<sup>30</sup> memory words	Memory[0]. Memory[4] Memory[4294967292	1						
100			MIPS assemi	bly language				
Caledory	Instruction	Exe	mpto	Meaning	Comments			
caregory	and the second se		1 662 503	\$1 - \$52 + \$53	Three operands; overflow detected			
	add	500 -5	1 512 513	\$51 - \$52 - \$53	Three operands: overflow detected			
	subtract	540	1 \$62 100	\$51 = \$52 + \$53	+ constant; overflow detected			
	add immediate	addi #3	1 602 603	\$51 = \$52 + \$53	Three operands; overflow undetected			
	add unsigned	3000 ¥3	1. 4.2 4.2	\$01 - \$52 - \$53	Thme operands: overflow undetected			
	subtract unsigned	subu \$	1. 467 300	501-502+503	+ constant: overflow undetected			
	add immediate	addin »:	51, 352,100		- AND			
	move from	nfc0 \$	s1.\$epc	\$s1 = \$epc	Used to copy Exception PC plus other special registers			
Anthrnetic coprocessor register		rocessor register		HI, Lo = \$52 × \$53	64-bit signed product in HI, Lo			
	muloply	multur 5	#2 463	Hi. Lo = \$52 × \$53	64-bit unsigned product in Hi, Lo			
	divide	div s	\$2.553	Lo = \$\$2 / \$\$3. Hi = \$\$2 mod \$\$3	Lo = quotient, Hi = remainder			
	divide unsigned	divu S	\$2,\$\$3	Lo = \$\$2 / \$\$3. Hi = \$\$2 mod \$\$3	Unsigned quotient and remainder			
	in order foreign MI	nfbi S	\$1	\$s1 = Hi '	Used to get copy of Hi			
	nuove morn m	mf30 \$	1	\$51=10	Used to get copy of Lo			
	move nom Lo	and 5	\$1 \$52.\$53	\$51 = \$52 & \$53	Three reg. operands; logical AND			
	and	015	e1 \$97.5e2	\$51 = \$521\$53	Three reg. operands; logical OR			
	or	and a	c1 \$c2 100	\$51 = \$52 & 100	Logical AND reg, constant			
Logical	and immediate	antur.	el \$\$2.100	151 = 552   100	Logical OR reg, constant			
	or immediate	011 4	Le1 \$42.10	\$51 = \$52 << 10	Shift left by constant			
	shirt left logical	511	-1 602.10	Sel = \$\$2 >> 10	Shift right by constant			
1 House and Co	shift right logical	ISFI 3	100(\$+2)	\$s1 = Memoral\$52+1001	Word from memory to register			
	load word	IM	1 100/5-21	Memord\$52 + 100] = \$51	Word from register to memory			
Data	store word	SW	1 100(352)	5 c1 = Memor/\$52 + 1001	Byte from memory to register			
trougtor	load byte unsigned	100	\$51.100(\$527	Mamond 552 + 1001 = 551	Byte from register to memory			
mananat	store byte	SD	\$51,1001352/	Set = 100 + 216	Loads constant in upper 16 bits			
	load upper immediate	101	\$51,100	14/5c1 - 5c2) ao to	Equal test: PC-relative branch			
	branch on equal	beq	\$51,\$52,25	PC + 4 + 100	Not equal test: PC-relative			
	branch on not equal	bne	\$51.\$52,25	PC + 4 + 100	Compare loss than' ban's			
Conditiona	set on less than	SIL	\$51, \$52, \$53	else \$s1 = 0	complement			
branch	set less than - immediate	siti	\$\$1,\$\$2,100	else \$51=0	complement			
n	set less than unsigned	sītu	\$\$1,\$52,\$53	else \$51=0	numbers			
1.1.1.1.1.1	set less than Immediate unsigned	sitiu	\$\$1.\$\$2,100	else \$51 = 0	numbers			
Ton a constant	iump I	t	2500	go to 10000	Jump to target address			
Uncondition	jump register	3r	\$ra	go to \$ra	For switch, procedure return			
jump	iumo and link	ial	2500	\$ra = PC + 4; go to 10000	For procedure call			

Main MIIPS assembly language instruction set. The floating-point instructions are shown in Figure 4.47 on page 291. Apper A gives the full MIPS assembly language instruction set. COPYRIGHT 1998 MORGAN KAUFMANN PUBLISHERS, INC. ALL RIGHTS RESERVED

5

#### Back cover of Textbook

MIPS operands and assembly language



nine language. Formats and examples are shown, with values in each to this), is field gives a source register (5 bits). The field values are all in deci and shamt supplies the shift amount (5 bits). The field values are all in deci is are shown in Figure 447 on page 291. Appendix A gives the full MIPS no COPYRIGHT 1998 MORGAN KAUFMANN PUBLISHERS, INC. ALL RIGHTS RESERVED

#### Back cover of Textbook

MIPS machine language and instruction formats

From High-level to Machine Language

A[300] = h + A[300];

Assume \$t1 has the base of the array A, and \$s2 corresponds to h

#### Assembly

Main MIPS machine lau opcode (each 6 bits), rs register (5 bits), and sha

lw \$t0, 1200 (\$t1)	# \$t0 ← A[300]
add \$t0, \$s2, \$t0	$#$ \$t0 $\leftarrow$ h + A[300]
sw \$t0, 1200 (\$t1)	# A[300] ← h + A[300]

#### Machine code in decimal

				address	
op	rs	rt	rd	shamt	funct
35	9	8		1200	
0	18	8	8	0	32
43	9	8		1200	

7

## What we know so far

	MIPS operands									
121	Neme	100 million 1	cample		Comments					
	32 redisters	\$s0.\$s1. \$t0.\$t1.	\$s0.\$s1,\$s7 \$t0.\$t1\$t7		Fast locations for data. In MIPS, data must be in registers to perform anthmetic Registers \$<0-\$\$7 map to 16-23 and \$10-\$17 map to 8-15.					
	2 <sup>30</sup> memory words	Memory[0]. Memory[4] Memory[4294967292]			Accessed only by data transfer instructions in MIPS. MIPS uses byte addresses sequential words differ by 4. Memory holds data structures, such as arrays, a spliled registers.					
					MIPS as	sembly is	nguage		and the second second	
	In the second second	Instruc	tion	Exc	mple	1	Meaning	1	Comments	
	Clattered		AN AD ACCORD	add \$x1	602 403	\$51 = 55	2 + \$53		Three operands; data in registr	
	Anthroetic	add	-	add \$51	\$+2.803	\$c1 = \$0	2 - 153	-	Three operands; data in regist	
	1000000000	subtract		500 551	100(802)	Sel = M	emory(\$s2 -	100	Data from memory to register	
	Data transfer	store word	2	5W \$51	.100(\$\$2)	2) Memory[5:52 + 100] = 551		Data from register to memory		
		UIRP mashing landrado								
	20-				MIPS I	achine n	InBrake		Comments	
	Name	Format			Exa	mple	Contraction of the		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	add	R	0	18	19	17	0	32	800 \$51,852,853	
	SUD	R	0	18	19	17	0	34	SUD \$51.40(1582)	
	1.	1	35	18	17		100	_	1W 351,10014527	
	SW.	1	43	18	17	-	100		An Anps instructions 32 bits	
	Field size		6 bits	5 bits	5 bits	5 bits	5 045	6 ons	semmetic instruction format	
	R-format	8	op	15	rt	rd	shamt.	Junet	Dara transfer format	
	Lformat	1	:00	/9	- n		_	Data the		

COPYRIGHT 1998 MORGAN KAUFMANN PUBLISHERS, INC. ALL RIGHTS RESERVED

Fig.

# **Decision Making: Branches**

Decision making: if statement, sometimes combined with goto and labels

#### beq register1, register2, L1(beq: Branch if equal)

Go to the statement labeled L1 if the value in register1 equals the value in register2

bne register1, register2, L1(bne: Branch if not equal)

Go to the statement labeled L1 if the value in register1 does not equal the value in register2

beq and bne are termed Conditional branches

# Stored-Program Concept

### Two key principles

•Instructions are represented as numbers

•Programs can be stored in memory to be read or written just like numbers

Processor





COPYRIGHT 1998 MORGAN KAUFMANN PUBLISHERS, INC. ALL RIGHTS RESERVED

Compiling an If statement

If (i == j) go to L1;

f = g + h;

L1: f = f-i;

f, g, h, i, and j correspond to five registers \$s0 through \$s4.

beq \$s3, \$s	4, L1
---------------	-------

add \$s0, \$s1, \$s2

# f = g+h (skipped if i equals j)

#go to L1 if i equals j

L1: sub \$s0, \$s0, \$s3

# f = f - i (always executed)

Instructions must have memory addresses

Label L1 corresponds to address of sub instruction

9

# Compiling an if-then-else

if (i == j) f = g + h; else f = g-h;

Same variable/register mapping as previous example

