# Chapter 6 Enhancing Performance with Pipelining

### Pipelining

· Think of using machines in laundry services



Assume 30 min. each task – wash, dry, fold, store – and that separate tasks use separate hardware and so can be overlapped



### Pipelined vs. Single-Cycle Instruction Execution: the Plan



Assume 2 ns for memory access, ALU operation; 1 ns for register access: therefore, single cycle clock 8 ns; pipelined clock cycle 2 ns.



### Pipelining: Keep in Mind

- Pipelining *does not reduce latency* of a single task, it *increases throughput* of entire workload
- Pipeline rate *limited by longest stage* 
  - potential speedup = number pipe stages
  - unbalanced lengths of pipe stages reduces speedup
- Time to *fill* pipeline and time to *drain* it when there is slack in the pipeline – reduces speedup

### **Pipelining MIPS**

- What makes it hard?
  - structural hazards: different instructions, at different stages, in the pipeline want to use the same hardware resource
  - control hazards: succeeding instruction, to put into pipeline, depends on the outcome of a previous branch instruction, already in pipeline
  - data hazards: an instruction in the pipeline requires data to be computed by a previous instruction still in the pipeline
- Before actually building the pipelined datapath and control we first briefly examine these potential hazards individually...

### Structural Hazards

- Structural hazard: inadequate hardware to simultaneously support all instructions in the pipeline in the same clock cycle
- E.g., suppose *single not separate –* instruction and data memory in pipeline below with *one read port* 
  - then a structural hazard between first and fourth lw instructions



MIPS was designed to be pipelined: structural hazards are easy to avoid!

### **Control Hazards**

- Control hazard: need to make a decision based on the result of a previous instruction still executing in pipeline
- Solution 1 Stall the pipeline



**Pipeline stall** 

### **Control Hazards**



### **Control Hazards**

- Solution 3 Delayed branch: always execute the sequentially next • statement with the branch executing after one instruction delay - compiler's job to find a statement that can be put in the slot that is independent of branch outcome
- MIPS does this but it is an option in SPIM (Simulator -> Settings) Program execution 14



Delayed branch beg is followed by add that is independent of branch outcome

### Data Hazards

- Data hazard: instruction needs data from the result of a previous instruction still executing in pipeline
- Solution Forward data if possible...



Without forwarding – blue line – data has to go back in time; with forwarding - red line -

### Data Hazards

- Forwarding may not be enough
  - e.g., if an R-type instruction following a load uses the result of the load - called load-use data hazard



### Reordering Code to Avoid Pipeline Stall (Software Solution)

Interchanged

• Example: lw \$t0, 0(\$t1) lw \$t2, 4(\$t1) Data hazard sw \$t2, 0(\$t1) sw \$t0, 4(\$t1) Reordered code: lw \$t0, 0(\$t1) lw \$t2, 4(\$t1)

sw \$t0, 4(\$t1)

sw \$t2, 0(\$t1)

### **Pipelined Datapath**

- We now move to actually building a pipelined datapath
- First recall the 5 steps in instruction execution
  - 1. Instruction Fetch & PC Increment (IF)
  - 2. Instruction Decode and Register Read (ID)
  - 3. Execution or calculate address (EX)
  - 4. Memory access (MEM)
  - 5. Write result into register (WB)
- Review: single-cycle processor
  - all 5 steps done in a single clock cycle
  - dedicated hardware required for each step
- What happens if we break the execution into multiple cycles, but keep the extra hardware?

### Review - Single-Cycle Datapath "Steps"



### Pipelined Datapath – Key Idea

- What happens if we break the execution into multiple cycles, but keep the extra hardware?
  - Answer: We may be able to start executing a new instruction at each clock cycle pipelining
- ...but we shall need extra registers to hold data between cycles pipeline registers

### **Pipelined Datapath**



### **Pipelined Datapath**

Bug in the Datapath

ID/EX

EX/MEN

Data Memory <sup>RD</sup>

MEM/WB







### Alternative View – Multiple-Clock-Cycle Diagram



### Notes

- One significant difference in the execution of an R-type instruction between multicycle and pipelined implementations:
  - register write-back for the R-type instruction is the 5<sup>th</sup> (the last write-back) pipeline stage vs. the 4<sup>th</sup> stage for the multicycle implementation. *Why*?
  - think of structural hazards when writing to the register file...
- Worth repeating: the essential difference between the pipeline and multicycle implementations is the insertion of pipeline registers to decouple the 5 stages
- The CPI of an ideal pipeline (no stalls) is 1. Why?
- The RaVi Architecture Visualization Project of Dortmund U. has pipeline simulations – see link in our Additional Resources page
- As we develop control for the pipeline keep in mind that the text does not consider jump – should not be too hard to implement!

### Recall Single-Cycle Control – the Datapath



### Recall Single-Cycle – ALU Control

Instruction	AluOp	Instruction	Funct Field	Desired	ALU control
opcode		operation		ALU action	input
LW	00	load word	xxxxxx	add	010
SW	00	store word	xxxxxx	add	010
Branch eq	01	branch eq	xxxxxx	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	and	000
R-type	10	OR	100101	or	001
R-type	10	set on less	s 101010	set on le	ess 111

ALŲOp			F	unc	Operation			
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	Х	Х	Х	Х	Х	Х	010
0	1	Х	Х	Х	Х	Х	Х	110
1	Х	Х	Х	0	0	0	0	010
1	Х	Х	Х	0	0	1	0	110
1	Х	Х	Х	0	1	0	0	000
1	Х	Х	Х	0	1	0	1	001
1	Х	Х	Х	1	0	1	0	111

Truth table for ALU control bits

### Recall Single-Cycle – Control Signals

Effect of control bits													
Signa	l Nam	e Effect when deasserted						Effect when asserted					
RegDs	st	The register destination number for the Write register comes from the rt field (bits 20-16)						The register destination number for the Write register comes from the rd field (bits 15-11)					
RegW	rite	None	•				The register on the Write register input is written						
AILUS	irc	The secon	second ALU d register file	operand core e output (Re	mes from the ad data 2)	e	The s	econd AL bits of the	U operand	is the sign-ex	tended,	_	
PCSrc	;	The F that c	tput of the ac C + 4	dder	The PC is replaced by the output of the adder that computes the branch target								
MemR	lead	None			Data memory contents designated by the address input are put on the first Read data output								
MemV	Vrite	None			Data memory contents designated by the address input are replaced by the value of the Write data input					put			
Memto	oReg	The value fed to the register Write data input comes from the ALU					The value fed to the register Write data input comes from the data memory					_	
Deter-	Inst	ruction	RegDst	ALUSrc	Memto- Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUp0		
mining	R-fo	rmat	1	0	0	1	0	0	0	1	0		
control bite	⊥w sw					1	1	0	0	0	0		
DICJ	beq		X	0	X	0	0	0	1	0	1		

### Pipelined Datapath with Control I



### **Pipeline Control**

- Initial design *motivated by single-cycle datapath control* use the *same* control signals
- Observe:
  - No separate write signal for the PC as it is written every cycle
  - No separate write signals for the pipeline registers as they are written every cycle
  - No separate read signal for instruction memory as it is read every clock cycle
  - No separate read signal for register file as it is read every clock cycle
- Need to set control signals during each pipeline stage
- Since control signals are associated with components active during a single pipeline stage, can group control lines into five groups according to pipeline stage

### **Pipeline Control Signals**

- There are five stages in the pipeline
  - instruction fetch / PC increment
  - instruction decode / register fetch
  - instruction decode / register retch
     execution / address calculation
  - memory access
  - write back



	Executi s	ion/Addr tage cor	ess Calo trol line	culation s	Memor co	y access ntrol lin	stage control lines		
Instruction	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Reg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
sw	Х	0	0	1	0	0	1	0	Х
beq	Х	0	1	0	1	0	0	0	Х

### **Pipeline Control Implementation**

• Pass control signals along just like the data – extend each pipeline register to hold needed control bits for succeeding stages



• Note: The 6-bit funct field of the instruction required in the EX stage to generate ALU control can be retrieved as the 6 least significant bits of the immediate field which is sign-extended and passed from the IF/ID register to the ID/EX register

### Pipelined Datapath with Control II









### **Pipelined Execution and Control**



### **Revisiting Hazards**

EX: add \$14.

( after<1>

MEM: or \$13.

M: add \$14

WB: and \$12, .

WB: or \$13,

- So far our datapath and control have ignored hazards
- We shall revisit *data hazards* and *control hazards* and enhance our datapath and control to handle them in *hardware...*

### Data Hazards and Forwarding

Problem with starting an instruction before previous are finished:
 – data dependencies that go backward in time – called *data hazards*



### Software Solution

- Have compiler guarantee never any data hazards!
  - by *rearranging instructions to insert independent instructions between instructions* that would otherwise have a data hazard between them,
  - or, if such rearrangement is not possible, insert nops

sub	\$2, \$1, \$3	sub	\$2, \$1, \$3
lw	\$10, 40(\$3)	nop	
slt	\$5, \$6, \$7	nop	
and	\$12, \$2, \$5 <b>or</b>	and	\$12, \$2, \$5
or	\$13, \$6, \$2	or	\$13, \$6, \$2
add	\$14, \$2, \$2	add	\$14, \$2, \$2
SW	\$15, 100(\$2)	SW	\$15, 100(\$2)
<ul> <li>Such</li> </ul>	compiler solutions may no	ot always	be possible, and nops
slow t	he machine down		

MIPS: nop = "no operation" = 00...0 (32bits) = sll \$0, \$0, 0

### Hardware Solution: Forwarding

- Idea: *use intermediate data*, do not wait for result to be finally written to the destination register. Two steps:
  - 1. Detect data hazard
  - 2. Forward intermediate data to resolve hazard

# Pipelined Datapath with Control II (as before)



### Hazard Detection

- Hazard conditions:
- 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
- 1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
- 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs

### 2b. MEM/WB.RegisterRd = ID/EX.RegisterRt

- Eg., in the earlier example, first hazard between sub \$2, \$1, \$3 and and \$12, \$2, \$5 is detected when the and is in EX stage and the
  - sub is in MEM stage because
    - EX/MEM.RegisterRd = ID/EX.RegisterRs = \$2 (1a)
- Whether to forward also depends on:
  - if the later instruction is going to write a register if not, no need to forward, even if there is register number match as in conditions above
  - if the destination register of the later instruction is \$0 in which case there is no need to forward value (\$0 is always 0 and never overwritten)

### **Data Forwarding**

• Plan:

or

SIM

- allow inputs to the ALU not just from ID/EX, but also later pipeline registers, and
- use multiplexors and control signals to choose appropriate inputs to ALU



# Forwarding Hardware



### Forwarding Hardware with Control



Datapath with forwarding hardware and control wires - certain details, e.g., branching hardware, are omitted to simplify the drawing Note: so far we have only handled forwarding to R-type instructions...!





# Data Hazards and Stalls

 an instruction tries to read a register following a load instruction that writes to the same register



- therefore, we need a *hazard detection unit* to *stall* the pipeline after the load instruction

# Pipelined Datapath with Control II (as before)



Load word can still cause a hazard:

# Hazard Detection Logic to Stall

• Hazard detection unit implements the following check if to stall

stall the pipeline

# **Mechanics of Stalling**

- If the check to stall verifies, then the *pipeline needs to stall* only 1 clock cycle after the load as after that the forwarding unit can resolve the dependency
- What the hardware does to stall the pipeline 1 cycle:
  - does not let the IF/ID register change (disable write!) this will cause the instruction in the ID stage to repeat, i.e., stall
  - therefore, the instruction, just behind, in the IF stage must be stalled as well – so hardware *does not let the PC change* (*disable write*!) – this will cause the instruction in the IF stage to repeat, i.e., *stall*
  - changes all the EX, MEM and WB control fields in the ID/EX pipeline register to 0, so effectively the instruction just behind the load becomes a nop – a bubble is said to have been inserted into the pipeline
    - note that we cannot turn that instruction into an nop by 0ing all the bits in the instruction itself – recall nop = 00...0 (32 bits) – because it has already been decoded and control signals generated

# Hazard Detection Unit



Datapath with forwarding hardware, the hazard detection unit and controls wires – certain details, e.g., branching hardware are omitted to simplify the drawing

# Stalling Resolves a Hazard

• Same instruction sequence as before for which forwarding by itself could not resolve the hazard:



Hazard detection unit inserts a 1-cycle bubble in the pipeline, after which all pipeline register dependencies go forward so then the forwarding unit can handle them and there are no more hazards





# <complex-block>

after<1>

add \$9 \$4 \$2

or \$4, \$4, \$2

and \$4.

hubbl

# Control (or Branch) Hazards

- Problem with branches in the pipeline we have so far is that the branch decision is not made till the MEM stage so what instructions, if at all, should we insert into the pipeline following the branch instructions?
- Possible solution: *stall* the pipeline till branch decision is known

   not efficient, slow the pipeline significantly!
- Another solution: predict the branch outcome
  - e.g., always predict branch-not-taken continue with next sequential instructions
  - if the prediction is wrong have to *flush* the pipeline behind the branch – discard instructions already fetched or decoded – and *continue execution at the branch target*

# Predicting Branch-not-taken: Misprediction delay



The outcome of branch taken (prediction wrong) is decided only when beq is in the MEM stage, so the following three sequential instructions already in the pipeline have to be flushed and execution resumes at lw

# Flushing on Misprediction

- Same strategy as for stalling on load-use data hazard...
- Zero out all the control values (or the instruction itself) in pipeline registers for the instructions following the branch that are already in the pipeline – effectively turning them into nops – so they are flushed
  - in the optimized pipeline, with branch decision made in the ID stage, we have to flush only one instruction in the IF stage – the branch delay penalty is then only one clock cycle

# Optimizing the Pipeline to Reduce Branch Delay

- Move the branch decision from the MEM stage (as in our current pipeline) earlier to the ID stage
  - calculating the branch target address involves moving the branch adder from the MEM stage to the ID stage – inputs to this adder, the PC value and the immediate fields are already available in the IF/ID pipeline register
  - calculating the branch decision is efficiently done, e.g., for equality test, by XORing respective bits and then ORing all the results and inverting, rather than using the ALU to subtract and then test for zero (when there is a carry delay)
    - with the more efficient equality test we can put it in the ID stage without significantly lengthening this stage – remember an objective of pipeline design is to keep pipeline stages balanced
  - we must correspondingly make additions to the forwarding and hazard detection units to forward to or stall the branch at the ID stage in case the branch decision depends on an earlier result

### Optimized Datapath for Branch



Branch decision is moved from the MEM stage to the ID stage – simplified drawing not showing enhancements to the forwarding and hazard detection units



### **Superscalar Architecture**

- A superscalar processor executes more than one instruction during a clock cycle by simultaneously dispatching multiple instructions to redundant functional units on the processor.
- Each functional unit is not a separate CPU core but an execution resource within a single CPU





### **Superscalar Pipeline**

### **Pentium4 Pipeline**



20-stage pipeline



