


# Hardware implementation


## Review: Basic Hardware

1. AND gate ( $c = a \cdot b$ )




a	b	$c = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

2. OR gate ( $c = a + b$ )




a	b	$c = a + b$
0	0	0
0	1	1
1	0	1
1	1	1

3. Inverter ( $c = \bar{a}$ )



a	$c = \bar{a}$
0	1
1	0



4. Multiplexor  
(if  $d = 0$ ,  $c = a$ ;  
else  $c = b$ )



d	c
0	a
1	b

## Implementation with a Multiplexor


- Selects one of the inputs to be the output based on a control input



- Lets build our ALU using a MUX (multiplexor):


## Implementations

- Not easy to decide the *best* way to implement something
  - do not want too many inputs to a single gate
  - do not want to have to go through too many gates (= levels)
  - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:




- How could we build a 1-bit ALU for add, and, and or?
- How could we build a 32-bit ALU?

## 1-bit Adder Logic




## Building a 32-bit ALU



## What about Subtraction ( $a - b$ ) ?

- Two's complement approach: just negate  $b$  and add.
- How do we negate?
  - recall *negation shortcut*: invert each bit of  $b$  and set CarryIn to *least significant bit* (ALU0) to 1




## Tailoring the ALU to MIPS: Test for Less-than and Equality

- Need to support the *set-on-less-than* instruction
  - e.g., `slt $t0, $t3, $t4`
  - remember: `slt` is an *R-type instruction* that produces 1 if  $rs < rt$  and 0 otherwise
  - idea is to use subtraction:  $rs < rt \Leftrightarrow rs - rt < 0$ . Recall msb of negative number is 1
  - two cases after subtraction  $rs - rt$ :
    - if no overflow then  $rs < rt \Leftrightarrow$  most significant bit of  $rs - rt = 1$
    - if overflow then  $rs < rt \Leftrightarrow$  most significant bit of  $rs - rt = 0$
  - set bit is sent from ALU31 to ALU0 as the *Less* bit at ALU0; all other Less bits are hardwired 0; so Less is the 32-bit result of `slt`

# Tailoring the ALU to MIPS: Test for Less-than and Equality

- What about logic for the *overflow bit* ?
  - overflow bit = carry *in* to msb  $\oplus$  carry *out* of msb
  - logic for overflow detection therefore can be put in to ALU31
- Need to support *test for equality*
  - e.g., `beq $t5, $t6, $t7`
  - use subtraction:  $rs - rt = 0 \Leftrightarrow rs = rt$



## Conclusion

- We can build an ALU to support the MIPS instruction set
  - key idea: use multiplexor to select the output we want
  - we can efficiently perform subtraction using two's complement
  - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
  - all gates are always working
  - speed of a gate depends number of inputs (fan-in) to the gate
  - speed of a circuit depends on number of gates in series (particularly, on the *critical path* to the deepest level of logic)
- Speed of MIPS operations
  - clever changes to organization can improve performance (similar to using better algorithms in software)
  - we'll look at examples for addition, multiplication and division

