# Chapter 5 Sequential Systems

- Latches and Flip-flopsSynchronous Counter
- Asynchronous Counter

178220 Digital Logic Design @Department of Computer Engineering KKU.

## Introduction

- Up to now everything has been combinational – the output at any instant of time depends only on what inputs are at the time.
- Later on of this course: sequential systems

   systems that have memory. Thus, the
   output will depend not only on the present
   input but also on the past history what
   has happened earlier.

178220 Digital Logic Design @Department of Computer Engineering KKU.

2

# Clock Signals Two versions of a clock signal are as below. In the first, the clock signal is 0 half of the time and 1 half of the time. In the second, it is 1 for a shorter part of the cycle. The period of the signal (*T* on the diagram) is the length of one cycle. The frequency is the inverse (1/*T*).

178220 Digital Logic De





⇒ (Finite) State Machine

178220 Digital Logic Design @Department of Computer Engineering KKU.

4

State Table and State Diagram present state next state output z input q a 0/0 x=0 x=1 x=0 x=1 Α Α В 0 0 В С В 1 0 In С А D 0 0 С D С 0 0 State diagram State table 178220 Digital Logic Design @Department of Computer Engineering KKU.





178220 Digital Logic Design @Department of Computer Engineering KKU.

 Moore: A system with no input and three outputs, that represent a number from 0 to 7, such that the outputs cycle through the sequence 0 3 2 4 1 5 7 and repeat on consecutive clock inputs.

Mealy: A system with two inputs, X<sub>1</sub> and X<sub>2</sub>, and three outputs, Z<sub>1</sub>, Z<sub>2</sub> and Z<sub>3</sub>, that represent a number from 0 to 7, such that the output counts up if X<sub>1</sub>=0 and down if X<sub>1</sub>=1 and recycles if X<sub>2</sub>=0 and saturates if X<sub>2</sub>=1. Thus, the following output sequences might be seen:

178220 Digital Logic Design @Department of Computer Engineering KKU.

•  $X_1 = 0 X_2 = 0$  0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7.. •  $X_1 = 0 X_2 = 1$  0 1 2 3 4 5 6 7 7 7 7 7 7.. •  $X_1 = 1 X_2 = 0$  7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0.. •  $X_1 = 1 X_2 = 1$  7 6 5 4 3 2 1 0 0 0 0 0 0..



- Table 5.1 Page 338
  - State table
  - Timing trace
  - State table with binary states
  - Truth table
  - K-map
  - equations



178220 Digital Logic Design @Department of Computer Engineering KKU.

10





















































































Design of	D	С	В	A	D*	C*	B*	A*
Synchronous	0	0	0	0	0	0	0	1
Ossestant	0	0	0	1	0	0	1	0
Counters	0	0	1	0	0	0	1	1
<b>_</b> · · · · ·	0	0	1	1	0	1	0	0
<ul> <li>Design a decimal or</li> </ul>	0	1	0	0	0	1	0	1
decade counter using JK	0	1	0	1	0	1	1	0
tiip-tiops:	0	1	1	0	0	1	1	1
0 4 0 0 4 5 6 7 8 0 0 4	0	1	1	1	1	0	0	0
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1,	1	0	0	0	1	0	0	1
	1	0	0	1	0	0	0	0
	1	0	1	0	х	х	х	x
	1	1	1	1	Х	х	х	x
178220 Digital Logic Design @Department of C	omput	er Engi	neering	, KKU.				35























Г									
	100 0000 000 000 000 000 000		000 1001 1001 1001 100			1 000 1000 1000 1000 1000 1000 1000 1			
	Q1	<b>q</b> <sub>2</sub>	Q <sub>3</sub>	<b>q</b> <sub>4</sub>	9 <sub>1</sub> *	q <sub>2</sub> *	q <sub>3</sub> *	9 <sub>4</sub> *	
	0	0	0	0	0	0	0	1	
	0	0	0	1	0	0	1	0	
	0	0	1	0	0	0	1	1	
	0	0	1	1	0	1	0	0	
	0	1	0	0	0	1	0	1	
	0	1	0	1	0	1	1	0	
	0	1	1	0	0	1	1	1	
	0	1	1	1	1	0	0	0	
	1	0	0	0	1	0	0	1	
	1	0	0	1	0	0	0	0	
	1	-0	1	0	х	х	х	x	
		1782	20 Digital Log	ic Design @Dep					
	1	1	1	1	Х	X	x	X	



### **Design of Asynchronous Counters**

- Page 350....
- Figure 5.31(2-bit counter)&5.32(timing delay)
- Advantage:
  - □ Simplicity of the hardware ⇒ no combinational logic required

178220 Digital Logic Design @Department of Computer Engineering KKU.

42

- Disadvantage:
  - Speed

# Derivation of State tables and State Diagrams

### Consider the problem:

A system with one input x and one output z such that z = 1 at a clock time iff x is currently 1 and was also 1 at the previous two clock times.

Another way of wording this same problem is

A Mealy system with one input x and one output z such that z = 1 iff x has been 1 for three consecutive clock times.

43

178220 Digital Logic Design @Department of Computer Engineering KKU.

Γ	A sample input/output trace is																		
1	x 0 1 1 1 1 1 1 1 0 1 1									0	1	1	1	0	1				
	z	0	0	0	1	1	1	1	1	0	0	0	0	0	0	1	0	0	0
I	• First approach: save the previous $q_1 q_2 = 0$ $x=0$ $x=1$ $x=0$ $x=1$																		
	2 inputs. 0 0 0 0 1 0 0								0										
	■ Knowing them 0 1 1 0 1 1 0 0								0										
	and the present								1	0		0 (	)	0	1	0		0	
	input $\rightarrow$ output. $\begin{vmatrix} 1 & 1 \end{vmatrix} \begin{vmatrix} 1 & 0 & 1 \end{vmatrix} \begin{vmatrix} 0 & 1 \end{vmatrix}$							1											
<ul> <li>Just discard the older input stored in memory and store the newer one plus the current input.</li> </ul>																			
	178220 Digital Logic Design @Department of Computer Engineering KKU. 44																		





- The second approach requires only 3 states, whereas the first requires 4. Both, however, use 2 flip-flops.
- <u>Consider</u>: the system produces a 1 if the input has been 1 for 25 consecutive clock times.
- Now the first approach requires to store the last 24 inputs and a state table of 2<sup>24</sup> rows.
- The second approach requires 25 states which can be coded with 5 flip-flops.

178220 Digital Logic Design @Department of Computer Engineering KKU.

46