

Chapter 2: Switching Algebra and Logic Circuits

Formal Foundation of Digital Design

- In 1854 George Boole published An investigation into the Laws of Thoughts
 - Algebraic system with two values 0 and 1
 - Used to formally determine the truth or falsehood of propositions
- In 1938 Claude Shannon showed in his MS thesis how Boolean algebra can be used for analysis of circuits
 - Algebraic system with two values 0 and 1
 - At that time circuits were built from relays
 - Hence the term “switching algebra”
 - Two states hence a bit

Boolean Functions

- In arithmetic there are certain, familiar functions, such as:

$$2 \times 3 = 6$$


- In logic another set of functions is defined. Unlike arithmetic functions these have binary inputs and binary outputs.

Boolean Algebra Axioms

- Set of two values:
{0,1} or {false,true} or {low,high}
- There are 2 binary and one unary operations defined for elements in Boolean algebra

“AND”

- Operation: TRUE if both inputs are TRUE
- Symbol: $x \text{ AND } y = x \cdot y = xy = x \wedge y$
- often referred to as a *product term*
- Logic gate:




- Truth table:

| x | y | xy |
|---|---|----|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

“OR”

- Operation: TRUE if either or both inputs is TRUE
- Symbol: $x \text{ OR } y = x + y = x \vee y$
- often referred to as a *sum term*
- Logic gate:




- Truth table:

| x | y | x+y |
|---|---|-----|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

“NOT”

- Operation: TRUE iff the input is FALSE
- Symbol: NOT $x = \sim x = x' = \bar{x}$
- often referred to as an *inverter* or a *complement*
- Logic gate:



- Truth table:

| x | x' |
|---|----|
| 0 | 1 |
| 1 | 0 |

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

7

Basic Properties of Switching Algebra

- Operations can be combined using parentheses
- With parentheses, order of operations is from the innermost to the outermost parentheses
- Order:
 - 1) negation,
 - 2) multiplication,
 - 3) addition
- 1-variable theorems
- 2- and 3-variable theorems

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

8

1-variable theorems

- T1: $x+0 = x$ $x \cdot 1 = x$ *identities*
- T2: $x+1 = 1$ $x \cdot 0 = 0$ *null elements*
- T3: $x+x = x$ $x \cdot x = x$ *idempotency*
- T4: $(x')' = x$ *involution*
- T5: $x+x' = 1$ $x \cdot x' = 0$ *complements*

duality

Proofs are done by perfect induction

Consider all possible combinations on the *lhs* and *rhs*, and check whether they are equal

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

9

Perfect Induction

$$(T3) \overbrace{x+x}^{\text{LHS}} = \overbrace{x}^{\text{RHS}}$$

| x | y | + |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

$$0+0 \stackrel{?}{=} 0$$

$$1+1 \stackrel{?}{=} 1$$

$$(T3) \overbrace{x \cdot x}^{\text{LHS}} = \overbrace{x}^{\text{RHS}}$$

| x | y | • |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

$$0 \cdot 0 \stackrel{?}{=} 0$$

$$1 \cdot 1 \stackrel{?}{=} 1$$

2- and 3-variable theorems

- T6: $x+y = y+x$ $x \cdot y = y \cdot x$ *commutativity*
- T7: $(x+y)+z = x+(y+z)$ $(x \cdot y) \cdot z = x \cdot (y \cdot z)$ *associativity*
- T8: $x \cdot y + x \cdot z = x \cdot (y+z)$ $(x+y) \cdot (x+z) = x + (y \cdot z)$ *distributivity*
- T9: $x + x \cdot y = x$ $x \cdot (x+y) = x$ *covering*
- T10: $x \cdot y + x \cdot y' = x$ $x \cdot (x+y) = x$ *combining*
- T11: $x + (x' \cdot y) = x + y$ $x \cdot (x' + y) = x \cdot y$ *consensus*
- T12: $x \cdot y + x' \cdot z + y \cdot z = x \cdot y + x' \cdot z$
 $(x+y) \cdot (x'+z) \cdot (y+z) = (x+y) \cdot (x'+z)$

Proofs

(T8) $(x+y) \cdot (x+z) = x + (y \cdot z)$, *distributivity*


Proof: use perfect induction

| x | y | z | LHS $(x+y) \cdot (x+z)$ | RHS $x + y \cdot z$ |
|---|---|---|----------------------------|------------------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |

“NAND”

• Operation: TRUE if either or both inputs is FALSE

• Symbol: $x \text{ NAND } y = (x \cdot y)' = \overline{xy} = \overline{x \wedge y}$

• Logic gate: 


• Truth table:

| x | y | $(xy)'$ |
|---|---|---------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

“NOR”

• Operation: TRUE if both inputs are FALSE

• Symbol: $x \text{ OR } y = (x+y)' = \overline{x+y} = \overline{x \vee y}$

• Logic gate: 

• Truth table:


| x | y | $(x+y)'$ |
|---|---|----------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Algebraic expressions, Equations and Circuits

$$z = x' + y'$$

Given inputs x and y,


the output is $z = x' + y'$



Algebraic expressions, Equations and Circuits (cont.)

Consensus theorem T12

$$\text{LHS: } x \cdot y + x' \cdot z + y \cdot z = x \cdot y + x' \cdot z \text{ :RHS}$$




178 220 Digital Logic Design @ Department of Computer Engineering KKU.


16

DeMorgan Laws

$$\bullet (x+y)' = x' \cdot y'$$



$$\bullet (x \cdot y)' = x' + y'$$




'pushing the bubble'

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

17


From AND and ORs to NORs



178 220 Digital Logic Design @ Department of Computer Engineering KKU.

18

From ANDs and OR to NANDs




178 220 Digital Logic Design © Department of Computer Engineering KKU.

19

“XOR” (Exclusive-OR)

- Operation: TRUE iff either inputs is TRUE
- Symbol: $x \text{ XOR } y = x \oplus y$
- Often referred to as an *unequivalent* gate

• Logic gate: 

• Truth table:

| x | y | $(x \oplus y)$ |
|---|---|----------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

178 220 Digital Logic Design © Department of Computer Engineering KKU.

20

Simplifying Logic Functions

Logic Minimisation: reduce complexity of the gate level implementation

- reduce number of literals (gate inputs)
- reduce number of gates
- reduce number of levels of gates

178 220 Digital Logic Design © Department of Computer Engineering KKU.

21

Simplifying Logic Functions (cont.)

- reduce number of gates
- fewer inputs implies faster gates in some technologies
- *fan-ins* (number of gate inputs) are limited in some technologies
- fewer levels of gates implies reduced signal propagation delays
- minimum delay configuration typically requires more gates
- number of gates (or gate packages) influences manufacturing costs

Department of Computer Engineering KKU.

22

Alternative Logic Implementations

| A | B | C | Z |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

$$Z_1 = ABC' + A'C + B'C$$

$$Z_2 = (AB \cdot C') + ((AB)' \cdot C)$$


$$Z_3 = AB \oplus C$$

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

23

Alternative Logic Implementations (cont.)

A B C



TTL Package Counts:

Two-Level Realisation (*first set of INVs doesn't count*)
 3 packages
 (1x 6-INVs, 1x 3-input AND, 1x 3-input OR)

Multi-Level Realisation
Adv: Reduced Gate Fan-ins
 3 packages
 (1x 6-INVs, 1x 2-input ANDs, 1x 2-input OR)

Complex Gate: XOR
Adv: Fewest Gates
 2 packages
 (1x 2-input AND, 1x 2-input XOR)

178 220 Digital Logic Design @ Department of Computer Engineering KKU.

24

Derivation of Expression

- *Given:-* desired truth table
- *Problem:-* to derive the boolean expression
- Simplest way is to form the *product terms*

Any logic expression can always be expressed in one of the two standard forms:

1. Sum-of-Product (SOP) form

Each term in the standard SOP form is known as *minterm*.

2. Product-of-Sum (POS) form

Each term in the standard POS form is known as *maxterm*.

Derivation of Expression (cont.)

Sum-of-Product form (SOP)

Procedure :-


1. Form 'product terms' column
2. Complement the variables in each product if the corresponding input is '0'
3. Form SOP expression from rows where output is '1'

Derivation of Expression (cont.)

| X | Y | Z | Product terms |
|---|---|---|---------------|
| 0 | 0 | 1 | X'Y' |
| 0 | 1 | 0 | X'Y |
| 1 | 0 | 1 | XY' |
| 1 | 1 | 1 | XY |

$$Z = X'Y' + XY' + XY$$

However, consider this circuit!



Derivation of Expression (cont.)

Product-of-Sum form (POS)

Procedure :-

1. Form 'sum terms' column
2. Complement the variables in each sum if the corresponding input is '1'
3. Form POS expression from rows where output is '0'

178 220 Digital Logic Design © Department of Computer Engineering KKU.

28

Derivation of Expression (cont.)

| X | Y | Z | Sum terms |
|---|---|---|-----------|
| 0 | 0 | 1 | X+Y |
| 0 | 1 | 0 | X+Y' |
| 1 | 0 | 0 | X'+Y |
| 1 | 1 | 1 | X'+Y' |

$$Z = (X+Y')(X'+Y)$$

$$= XX'+XY+X'Y'+YY'$$

$$= XY+X'Y'$$

178 220 Digital Logic Design © Department of Computer Engineering KKU.

29
